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Abstract—In this paper, we compare the performance of the
newly introduced distributed active transformer (DAT) structure
to that of conventional on-chip impedance-transformations
methods. Their fundamental power-efficiency limitations in the
design of high-power fully integrated amplifiers in standard silicon
process technologies are analyzed. The DAT is demonstrated to
be an efficient impedance-transformation and power-combining
method, which combines several low-voltage push–pull amplifiers
in series by magnetic coupling. To demonstrate the validity of the
new concept, a 2.4-GHz 1.9-W 2-V fully integrated power-ampli-
fier achieving a power-added efficiency of 41% with 50-
 input
and output matching has been fabricated using 0.35- m CMOS
transistors.
Index Terms—Circular geometry, CMOS analog integrated cir-
cuit, distributed active transformer, double differential, harmonic-
control, impedance transformation, low voltage, power amplifier,
power combining.
I. INTRODUCTION
AMONG THE several building blocks necessary to con-struct today’s holy grail in wireless communication, the
“single-chip radio,” power amplifiers have been one of the most
significant challenges. Several results have been published in
this field, but none have reported a watt-level fully integrated
power amplifier using silicon technology.
Until now, the highest output powers achieved by fully inte-
grated power amplifiers in standard silicon processes are 85 mW
[1] delivered to a differential 50- load with a power-added ef-
ficiency (PAE) of 30% and 100 mW with a drain efficiency of
16% [2], both implemented in CMOS technology. Other works
using CMOS [3], [4] or Si bipolar [5], [6] processes rely on the
use of external passive components such as bond wire inductors,
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off-chip transmission lines, off-chip capacitors, and/or external
baluns to achieve watt level output power.
Several other works have been reported using alternative
process technologies with higher transistor breakdown volt-
ages and/or insulating substrates to achieve watt-level output
power, such as GaAs monolithic microwave integrated circuits
(MMICs) [7]–[9] or silicon-on-insulator (SOI) LDMOS with
20-V breakdown voltage [10].
These results [1]–[6] demonstrate that while silicon transis-
tors are capable of producing watt-level output power in the gi-
gahertz-frequency range with reasonable efficiency, the on-chip
passive devices are the major limiting factor in the performance
of the amplifier and, therefore, deserve special attention. These
passive devices are unavoidable due to the impedance transfor-
mation required to achieve high power with low-breakdown sil-
icon transistors.
Two major problems associated with the design of on-chip
power amplifiers using submicrometer CMOS processes are low
transistor breakdown voltage [11] and the high loss of on-chip
impedance transformation [12]. The latter is caused by the highly
conductive substrate, as well as thin metal and dielectric layers.
These problems become more serious as the minimum feature
sizes are scaled down in each new process generation [13].
Today’s submicrometer transistors necessary for gigahertz
operation have breakdown voltages in the range of 4–6 V [14].
This low breakdown voltage limits the drain (collector) ac
voltage swing to around 2 V. Without any impedance trans-
formation, the power delivered to a 50- load for a sinusoidal
voltage waveform is only 40 mW. The necessary impedance
transformation to achieve higher output power might be accom-
plished by an on-chip transformer or inductor–capacitor
(LC) resonant matching network. Unfortunately, these on-chip
components using CMOS processes are very lossy due to the
low substrate resistivity and high metal ohmic loss [12], [15]
and, therefore, they significantly degrade the output power and
efficiency of the amplifier.
The distributed active transformer (DAT) is presented as an
alternative method to achieve simultaneous impedance trans-
formation and power combining that can be used to overcome
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the abovementioned problems [16]. This new method relies
on extensive use of symmetric push–pull amplifiers, ac virtual
grounds, and magnetic coupling for series power combining.
This paper presents a study of the most common passive
impedance-transformation networks for watt-level fully inte-
grated power amplifiers and compares their efficiencies to that
of the DAT structure. This comparison demonstrates the advan-
tages of the DAT approach to the existing ones. Details of the
active device issues and different classes of operation will be
presented in a companion paper [17]. Section II presents simple
models of common transformation networks, issues related to
their design, and their corresponding lowest achievable power
losses. Section III explains how the DAT structure alleviates
the loss in the passive components. In Section IV, the design
process and measurement results of a 2.4-GHz DAT-based
fully integrated power amplifier will be shown using a standard
0.35- m CMOS transistors.
It should be noted that while this paper addresses silicon-
based power amplifiers, it may also be possible to apply these
techniques to other technologies such as GaAs or SOI to provide
further improvements in efficiency, output power, and/or higher
power density compared to conventional power amplifiers.
II. IMPEDANCE-TRANSFORMATION NETWORKS
A low loss impedance transformation with a large ratio is es-
sential to deliver a large ac power efficiently into a 50- load
using low-breakdown submicrometer high-frequency integrated
transistors. For instance, to deliver 2 W to a 50- load using a
drain voltage swing of 2 V, a minimum impedance-transfor-
mation ratio of 1 : 50 is necessary.
In this section, we will present an analytical study of the
power efficiency of some common impedance-transformation
networks as a function of their inductor unloaded quality factor
and their transformation ratio. As the quality factors of the
on-chip capacitors are significantly higher than that of the in-
ductors, their losses are not considered here.
In this paper, we will not consider conventional quarter wave-
length transmission-line transformers or power-combining tech-
niques, such as Wilkinson combiners [18], because the very high
loss of the on-chip silicon transmission lines [19] makes them
impractical for use in power amplifiers.
A. Resonant Impedance Transformation
LC resonant matching [18], [20], [21] is one of the most
straightforward means of impedance transformation. A single
LC section, as shown in Fig. 1, may be used to perform
impedance matching. In some cases, it may be desirable to
cascade several such sections to enhance the efficiency. We
will analyze the single section and extend the analysis to the
general multisection case.
Using the single section network in Fig. 1, an impedance-
transformation ratio is achieved with a parallel inductor and a
series capacitor. The dual network with a parallel capacitor and
a series inductor may also be used. However, a series capacitor
has the added advantage of blocking the dc current from flowing
through the load, and a parallel inductor with a terminal con-
nected to ground lowers the energy coupling into the substrate
Fig. 1. Ideal resonant LC impedance-transformation network.
and hence lowers the associated loss of the inductor. The dual
network, however, results in better harmonic suppression due to
its low-pass nature.
The impedance-transformation ratio is defined as
(1)
where and are the load and its transformed impedance
at port-1, and is the loaded quality factor of the network at the
angular frequency, , assuming lossless passive components,
i.e.,
(2)
The voltage swing limitations of the active device in combi-
nation with desired output power determine . A given
and will set and in (1). Then (2) can be used to cal-
culate the value of the inductor, . Knowing , the capacitor
value can be selected using the following resonant condition:
(3)
While complete models for on-chip inductors have been de-
vised [22], the loss of a one-port inductor at a single fre-
quency can always be modeled using a single parallel resistor
or by using its unloaded quality factor defined as
(4)
at the frequency of interest. Fig. 2 shows the resonant
impedance-transformation network with the simplified
narrow-band inductor model. The passive power transfer
efficiency of this network, calculated as the ratio between the
input RF power and the RF power delivered to the load can be
computed as a function of , and as follows:
(5)
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Fig. 2. Resonant LC impedance-transformation network with loss.
The efficiency is the ratio between the load conductance,
, and total conductance, . The
impedance-transformation ratio in the presence of loss can be
easily calculated using (1) as a function of , , unloaded
inductor , and total loaded quality factor , namely,
(6)
where the total loaded quality factor is defined as
(7)
Equations (4) and (6) can be solved for in terms of the de-
sired transformation ratio , load resistance , and inductor
quality factor , i.e.,
(8)
which can be used to calculate the value of in the design
process. In practice, and are both functions of and,
therefore, several iterations may be necessary to obtain the exact
value of .
The efficiency of the transformation network can also be
calculated as a function of and from (5) and (8)
(9)
For any matching network, we can define the power enhance-
ment ratio (PER) as the ratio of the RF power delivered to the
load with a transformation network in place to the power
delivered to the load for the same sinusoidal input voltage source
when it drives the load directly , i.e.,
(10)
Unlike , PER accounts for the loss in the passive impedance-
transformation ratio and is thus particularly important for lossy
on-chip passive components in silicon technology.
Fig. 3. Required inductor reactance versus PER and inductorQ for a resonant
impedance-transformation network.
Fig. 4. Efficiency versus PER and inductor Q for a single section resonant
impedance-transformation network.
Using the definition in (10) together with (4)–(6), we can
find a closed-form solution to calculate the passive network ef-
ficiency for a necessary and available inductor , as fol-
lows:
(11)
Furthermore, can be calculated from and as fol-
lows:
(12)
Appendix A contains the derivations leading to (11) and (12).
Fig. 3 shows plots of versus for several different
values of and a 50- load resistor for a single LC
section. As can be seen from these graphs, for a PER of 50, a
reactance of is necessary if an inductor with of ten
is to be used.
Fig. 4 shows plots of versus for several different
for a single section network. For instance, with a PER of 50 and
an inductor of ten, the matching network alone will have
a maximum passive power efficiency of around 30%. This does
not include any loss in the active device, the driving network,
or the external connections. We can also see in the Fig. 4 that,
for a given inductor quality factor , there is an upper bound
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Fig. 5. Multisection resonant LC impedance-transformation network with loss.
on the maximum achievable PER , where the efficiency be-
comes zero. This maximum achievable PER can be cal-
culated from (11) to be
(13)
Equation (13) provides an upper bound on the value of
in a single inductor–capacitor section. However, it should be
noted that the efficiency would drop to zero as we approach this
, making this bound unachievable.
A similar analysis can be performed for the more general case
of multisection transformation with segments, as shown in
Fig. 5. Assuming the same load enhancement ratio for
each individual section to have an overall PER , the derivations
in Appendix A leads to the following expression for passive
efficiency:
(14)
The inductance value for the th parallel inductor in the
chain can be calculated as follows:
(15)
In principle, the multisection transformation network has a
lower loss for high PER compared to a single section. However,
it requires a more complex layout and some of its inductors will
have very large or very small reactance compared to a single
section. This results in a lower overall quality factors for the
network. Fig. 6 shows plots of versus for several different
values of for a multisection network. This figure only
shows the efficiencies for the number of sections leading to the
minimum loss, so it can also be used to find the optimum number
of sections. For example, we can see that with a PER of 50 and
an inductor quality factor of ten, the best matching network
will have three LC sections and will have a maximum passive
efficiency of around 60%. Again, this figure does not include any
loss in the active device, the dc feeds, or the external connections.
Equations (11) and (12) have important implications re-
garding the necessary reactance, transformation efficiency, and
the PER. In particular, (12) suggests that the inductor reactance
necessary for this type of matching network with a single
Fig. 6. Efficiency versus PER and inductor Q for a multisection resonant
network. Vertical gray lines separate regions using different number of sections.
The best number of sections n from 1–4 is chosen for the highest efficiency for
different PERs and inductor Q.
section decreases rapidly as the desired PER is increased as
seen in Fig. 3. More importantly, the transformation efficiency
also decreases quickly with higher PER , as can be seen
in Fig. 4. In a multisection approach, the loss is improved
significantly compared to the single-section network, but still
increases with higher PER , as can be seen from Fig. 6. This
analysis provides the theory for what PA designers have long
understood by intuition and experience. The low passives
currently available on chip fundamentally limit achievable
power efficiencies at the 1-W level. No amount of complexity
in an LC transformation network can overcome this.
B. Magnetically Coupled Transformer Impedance
Transformation
By magnetically coupling two inductors, we can create a cou-
pled-inductor transformer. In a coupled-inductor transformer,
the magnetic field created by the port-1 current through the
primary inductor generates a voltage in the secondary in-
ductor . At the same time, the current through the secondary
will magnetically induce a voltage in the primary circuit. The
port voltages of the loosely coupled lossy transformer and
in Fig. 7(a) are related to its port currents through
(16)
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(a)
(b)
Fig. 7. (a) Transformer model. (b) Transformer equivalent T-model.
where is the mutual inductance, is the coupling factor, is
the transformation ratio, and is the turn ratio between primary
and secondary coils. Fig. 7(b) shows the equivalent model for
the transformer of Fig. 7(a), where the lossy inductors of the
transformer are modeled by the equivalent series resistors
and and net inductances and for a single frequency
[23]. The quality factors and , of the primary and the
secondary inductors can be calculated in terms of and ,
respectively, i.e.,
(17)
The quality factors of the coupled inductors are slightly dif-
ferent from those of the individual inductors due to the current
redistribution that occurs on both inductors when they are cou-
pled. This effect is shown in the current density graph of Fig. 8,
which shows the current densities in stand alone primary and
secondary loops as well as the redistributed current densities due
to their magnetic coupling. These graphs were obtained using
the Sonnet electromagnetic simulator [24].
The leakage inductances and can have
a significant effect on the primary and secondary reactance if
the coupling factor is small. The factor is low for on-chip
spiral transformers because of the low permeability of the core
material (e.g., SiO ) and the planar geometry that results in large
magnetic field leakage.
If the transformer is used to achieve output matching in a
power amplifier, it will be necessary to resonate some of the
transformer’s inductance to minimize the loss. This effect is dis-
cussed in more detail in Appendix B. A capacitor is also nec-
essary on the primary side of the transformer to adjust its input
reactance to the desired value for the driving transistor. This can
be done using a parallel capacitor on the primary and another ca-
pacitor in series with the secondary, as shown in Fig. 9(a), and
its expanded form using the equivalent T-model in Fig. 9(b).
Now, we can use the equivalent model of Fig. 9(b) to cal-
culate the transformer efficiency , the best value of the series
matching capacitor , and the best inductor values and
for the lowest loss as a function of the load resistance and
other transformer characteristics.
The transformer efficiency is the ratio of power delivered
to the load to the total power delivered into port-1 of the
network , which is calculated in Appendix B to be
(18)
This is obtained assuming and using the op-
timum value of given by
(19)
Equation (18) can be differentiated to obtain the optimum
value of resulting in the highest possible , which is
(20)
where
(21)
Using this optimum , the maximum efficiency will be
given by
(22)
The above equation shows that passive efficiency can be max-
imized using a as close as possible to unity. This is because the
smaller the , the larger fraction of the primary inductor current
will go through the magnetizing inductor and, hence, a
lower power will be delivered to the load resistor. More impor-
tantly, unlike resonant matching, the transformer efficiency is
not affected by the transformation ratio, as seen in (22).1 Fig. 10
shows how the transformer efficiency is reduced when the reac-
tance of the inductor is above or below the optimum value de-
termined by (20). Several plots of versus are shown for
a 50- load and a peak PER of 50. For each plot, a fixed is
used in order to have PER 50 for peak . In these plots,
and are assumed to be equal to facilitate visualization.
The equivalent input admittance of the transformer for the
optimum values of and given by (19) and (20) can be
calculated to be
(23)
1Except to the degree that L , L , k, Q , and Q , change with r.
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Fig. 8. Current densities in planar one turn inductors and a planar transformer.
(a)
(b)
Fig. 9. (a) Transformer model with load and tuning capacitors.
(b) Transformer equivalent T-model with load and tuning capacitors.
We now calculate the transformer turn ratio for a desired
PER using (10) and (23) using the assumption
(24)
(25)
Fig. 11 shows plots of versus and for 0.4, 0.6, 0.8,
and1using(22).Asanexample, toobtainatransformationratioof
50withprimaryandsecondaryinductorqualityfactorsoftenanda
of0.6,thetransformerprimarycircuitshouldhaveanimpedance
of approximately at the frequency of operation to achieve the
highest efficiency. In this case, should be approximately eight
and the best achievable passive efficiency is 70%.
Althougha single series capacitor with the loadcanprovide the
necessary negative reactance to resonate the inductive output of
the transformer, an additional capacitor parallel to the load
(Fig.12)canbeusedtoadjusttherealpartoftheimpedanceseenby
thesecondaryofthetransformertoloweritsloss.Thisextradegree
of freedom can be used to obtain a lower turn ratio and a lower
primary inductance for a given load resistance and PER .
Equations (22), (24), and (25) determine the optimum value of
and the resultant and for .Wecanrecalculate these
parametersfortheotherlimitingcase,when islarge ,
using (10), (16), (19), (20), and (24). The new PER is
(26)
which is obtained for a and an given by
(27)
The new input admittance is
(28)
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Fig. 10. Efficiency versus primary inductor reactance normalized to load resistance, inductor Q, and coupling factor k for a transformer with loss.
(a) (b)
(c) (d)
Fig. 11. Efficiency versus primary inductor Q , secondary inductor Q , and coupling factor k for a transformer with loss.
Fig. 12. Transformer equivalent T-model for analysis with load, tuning capacitors, and extra tuning capacitor in parallel to the load.
The new turn ratio in this case will be
(29)
The efficiency of this new setup is still given by (22). Note
that plots of Fig. 11 are still valid since they are calculated in
terms of quality factors. The maximum PER is achieved when
is very large. This maximum PER given by (26) is
times larger than (24).2
In the design process, we start from a given transistor and a
given power level that has to be delivered to the load. These two
conditions determine the desired value of the PER . Once this
2In practice, there is no need for C as the transformer dc isolation between
the input and output ports allows us to short circuit C .
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is achieved, there is no point in increasing it beyond the re-
quired value, and we should maximize the efficiency instead.
As can be seen from (29), the addition of the parallel capacitor
makes it possible to use smaller turn ratio for a desired
. Typically, a lower results in a higher quality factor in mag-
netically coupled transformers, which translates to a higher ef-
ficiency, as can be seen from (22).
A capacitor parallel to the transformer input completes
this circuit. It tunes the reactive part of the transformer input
impedance to the desired value appropriate to provide the re-
quired drain or collector impedance for the chosen class of the
amplifier.3
Using the above analysis, we can compare the performance
of a magnetically coupled transformer with an LC-based res-
onant impedance transformation discussed in Section II. Un-
like the resonant LC matching circuit, in a magnetically cou-
pled transformer the efficiency does not depend on the PER
and, hence, does not drop for larger output power level, as
can be seen from (11) and (22). The implicit assumption is that
the quality factors do not change with larger , which may not
be correct as mentioned earlier. These equations shown graph-
ically in Figs. 6 and 10 also show that for a PER above 15, the
magnetically coupled transformer provides a higher efficiency
than the resonant matching for a given .
This difference in behavior arises from a fundamental
difference between the LC resonant and magnetically coupled
transformer matching, which can be understood using a simple
model. In both approaches, in order to achieve a high PER,
the input ac current has to be larger than the output ac
current and the output ac voltage has to be larger
than the input ac voltage , both approximately by .4 In
a resonant matching network, the loss is proportional to the
product of and , which are both large. On the other
hand, while in a magnetically coupled transformer, there are
two loss components, namely, and , each
one is smaller than the single loss component in the case of a
resonant matching by . Therefore, loosely speaking, the loss
of the resonant matching circuit is larger by a factor of .
In a properly designed impedance-transformation network
using magnetically coupled transformers, the reactance of the
primary inductor is approximately the load resistance that
should be seen by the active device, as seen in (20). Similarly,
the reactance of output inductor , will be approximately
the load resistance. Additionally, a negative reactance in series
with the load is necessary to achieve the highest possible
efficiency. This negative reactance can be generated by a
combination of a series and a parallel capacitor, as shown in
Fig. 12. These observations are particularly important for the
DAT structure introduced in the following section.
The disadvantage of a magnetically coupled transformer is
the low primary inductance necessary to achieve the highest
efficiency. If spiral transformers on a silicon substrate were to
be used, the small primary inductance results in extremely short
metal lines. For instance, the necessary inductance to achieve
3Although the tuning capacitor could be placed in series, biasing issues usu-
ally favor the parallel setting. However, the series arrangement has the advantage
of resulting in yet smaller n.
4In a transformer,
p
r  n.
an of 50 into a 50- load is approximately 80 pH at 2 GHz.
Inter-winding these short primary metal lines with the multi-
turn secondary forces them to be very narrow. Unfortunately,
this reduces the of both primary and secondary circuits,
significantly. Noting the limitations of these two conventional
impedance-transformation methods, we introduce an alterna-
tive solution, which does not suffer from these shortcomings.
III. DAT
The analysis in these last two sections show that if we could
increase the transformer turn ratio while maintaining a con-
stant , we could achieve a high efficiency for large PER, as
suggested by (22) and (24). Unfortunately, the quality factor
suffers if a large turn ratio is to be used for the reasons that will
be discussed in Appendix C. Also (20) shows that the required
impedance level at the input can become impractically small for
large turn ratios because it is inversely proportional to . These
observations leave us no choice but to use lower turn ratios. In
practice, the lowest loss can be achieved for a 1 : 1 ratio, which
is also very appealing since high- coupled slab inductors dis-
cussed in Appendix C can be used to realize it.
While 1 : 1 transformers are desirable for the above reasons, it
is obvious that we need more than one 1 : 1 transformer to obtain
any impedance transformation. A high PER, can be achieved
using independent 1 : 1 transformers by connecting the sec-
ondary circuits in series, as shown in Fig. 13(a) and (b). In
this arrangement, the ac voltages on the secondaries add, while
the primaries can be driven at a low voltage by separate active
devices. It should be noted that this configuration still has an
impedance-transformation ratio . Additionally, as there are
devices being power combined, the PER of such a (lossless)
structure is .
Unlike loop or spiral inductors, the two terminals of a slab
inductor are not in close proximity of each other. This inherent
property adds extra constraints to how they can be used. For ex-
ample, if one is to make a parallel LC tank using a slab inductor,
the parallel capacitor cannot be connected using regular wires,
as the inductance and resistance of this wire will be compa-
rable to that of the slab inductor. The absence of low-loss ground
planes in silicon technologies exacerbates the situation and de-
grades the quality factor of a slab inductors, if they are config-
ured in such a way that the return current conducts through the
substrate.
A double differential drive can solve this problem in a power
amplifier. A virtual ac ground is created in the middle of the slab
inductor if differential push–pull transistors drive it. This virtual
ac ground can be used as a dc feed for the power supply, making
the impedance of the dc biasing networking inconsequential as
far as the differential signal is concerned. The differential drive
solves only half of the problem as the ground connection for
the driving transistors are not going to be in close proximity
with each other. It is necessary to form an ac ground by con-
necting the two transistor grounds to stop the ac current from
flowing through the lossy ground line and, thus, induce extra
loss. Again, a wire cannot be used to form this ac ground, as
its inductance will be comparable to that of the slab inductor it-
self. This problem can be solved by a double-differential drive
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(a)
(b)
Fig. 13. (a) Fundamental building block of DAT. N independent power
sources combined in series through N transformers with turn ratio 1 : 1.
(b) Same diagram using coupled slab inductors as the transformer.
shown in Fig. 14, where each driving transistor has an opposite
phase to companion adjacent to it. In this case, the ac current
flows through the adjacent transistors and hence an ac ground is
created at their ground connections. Finally, to provide the same
virtual ground for the two active devices at the ends of this com-
bined structure, it can be wound to form a DAT, as depicted in
Fig. 15(a) for slabs. Although this winding will reduce the
of the inductors, due to the negative magnetic coupling between
opposite sides of the polygon, this effect is significantly lower
than winding each transformer individually as the dimension of
the total structure is much larger. The schematic of Fig. 15(a)
shows the central concept behind the DAT structure. In this con-
figuration, the impedance-transformation and power-combining
functions are achieved concurrently. Also all the dc currents
are provided to the amplifier through virtual ac grounds, which
makes the amplifier insensitive to the means used to supply the
dc voltages (e.g., length of bonding wires).
The DAT combines the relatively high primary inductance of
the LC matching networks, the PER-independent efficiency of
a magnetically coupled transformer, and the high quality factor
of slab inductors, while providing an effective means of power
combining. In the DAT structure the loss is reduced because the
voltages add on the secondary to combine power. Thus, the total
ac current through the secondary inductor of the DAT is smaller
than the current through the LC matching inductor by a factor
of . Since the impedance of the DAT secondary is larger than
the LC matching inductor by the same factor, the loss of the
DAT is smaller than that of the LC match by approximately a
factor of . Additionally, while large currents do flow through
the magnetizing inductors of the primary circuits in a DAT, the
low-loss slab inductors minimize the associated loss due to their
higher .
As discussed earlier and shown in Fig. 9(a), the transformer’s
input shunt capacitor is necessary for the transformer to
present the proper impedance to the active device. As mentioned
earlier, cannot be placed in parallel with the slab inductors
because of the physical distance between its terminals. How-
ever, placing capacitors between two adjacent ends of two slab
inductors [see Fig. 15(b)] has exactly the same effect since the
voltage across the capacitor will be identical to that of a ca-
pacitor in parallel with the slab. The output matching capacitor
can be simply placed in parallel to the load, as illustrated
in Fig. 15(b). A representative drawing of this structure with
eight NMOS transistors and four slab transformers is shown in
Fig. 16.
A modified version of the transformer analysis described in
Section II can be used to analyze the DAT. The new required
primary inductance and the effective input admittance are given
by
(30)
(31)
where is the number of combined transistors. The new ex-
pressions for and in the presence of and can be
derived using a similar derivation to that of Section II.
The definition of PER can be generalized to the case of a
matching/transformation network with multiple input ports. In
this scenario, it is natural to define the PER as the ratio of
the RF power delivered to the load with the network in place
to the power delivered to load for one of the sinusoidal
input voltage sources driving the load directly . Based on
this definition, the PER for the DAT can be calculated to be
(32)
Finally, the efficiency will be the same as the efficiency of a
standard transformer matching circuit given by (22).
Several very important observations can be made about the
DAT, when compared to conventional impedance-transforma-
tion networks.
1) The PER of the DAT is proportional to the square of the
number of transistors , as shown by (32). This is com-
parable to the PER of a standard transformer matching
circuit with a turn ratio given by (26).
2) Comparing (27) and (30), it can be seen that the primary
inductance will be times larger in the DAT than
the standard magnetically coupled transformers. This will
allow the DAT to use values that are more practical for
at the input ports.
3) In the DAT, transistors generate the power and, there-
fore, each active device needs to deliver a smaller power
to the passive structure. This difference manifests itself in
(28) and (31), where the input conductance of each port
in the DAT is times smaller than the input of a standard
magnetically coupled transformer.
4) Unlike LC-resonant matching networks, the loss mecha-
nism of the DAT structure is independent of the PER to
the first order. It is noteworthy that standard magnetically
coupled transformers benefit from the same advantage.
5) The geometry of the DAT makes it possible to use 1 : 1
slab transformers. In the DAT, we can make the primary
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Fig. 14. N independent power sources combined in series throughN=2 transformers in double-differential configuration with grounds shared between adjacent
power sources, except for the first and last sources in the chain.
(a)
(b)
Fig. 15. (a) N independent power sources combined in series through N=2
transformers in double-differential configuration with grounds shared between
every adjacent power sources using the circular geometry. (b) Same diagram
with cross-connected drain tuning capacitors and output capacitor.
slab inductors wide to lower their series resistance. This
reduction of loss in the primary is particularly important
because large magnetizing currents flow in the primary
circuits.
6) The two terminals of the slab inductors are not in close
proximity of each other. The DAT uses a double-differen-
tial drive to be able to incorporate slab inductors into the
design.
7) The distributed nature of the DAT can improve the
thermal dissipation capability of the active devices up to
Fig. 16. Representative drawing of a complete DAT with 8 NMOS transistors.
a factor of due to the more even distribution of the
active device area across the chip.
8) The current in the secondary of the DAT is approximately
times smaller than in LC-resonant circuits, which al-
lows narrower metal lines to be used on the secondary.
Table I summarizes the performances of each one of the dis-
cussed power-combining, impedance-transformation and har-
monic tuning techniques.
IV. A DESIGN EXAMPLE
In this section, we will demonstrate the design process of a
2-W power amplifier using 0.35- m CMOS transistors with a
drain breakdown voltage around 6 V. The passive parameters of
this process are summarized in Table II.
For reliability, we should leave some margin for the max-
imum drain voltage to avoid junction breakdown. For this reason
we limit the power supply to 2 V. To achieve 2 W output power
into a 50- load with a 2-V power supply, we need a PER higher
than 50. For this design example, we have chosen a center fre-
quency of 2.45 GHz.
Now, let us compare the performance of the three different
methods of power enhancement discussed in Sections II and III.
To obtain a PER of 50 using resonant impedance transforma-
tion (Section II-A), we need to use a three-stage network, as
determined by Fig. 6. For this frequency and power level, the
three inductors can be calculated using (15) to be 1.6, 0.35, and
0.075 nH. To obtain an estimate of the efficiency of the passive
network, we can use ASITIC [22] to optimize these inductors,
resulting in quality factors of 14, 10, and 3, respectively. The
geometric mean of these quality factors can be used to approx-
imate the efficiency of the passive network using Fig. 6. With a
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TABLE I
COMPARISON OF CHARACTERISTICS OF SEVERAL LUMPED IMPEDANCE MATCHING AND POWER-COMBINING TECHNIQUES
TABLE II
PROCESS CHARACTERISTICS
mean of 7.5 the efficiency of the passive resonant matching
network will be less than 50%. Even using a single LC section
with an optimum5 inductor of 15, Fig. 4 indicates that passive
efficiency cannot exceed 52%. Note that this is the efficiency
of the passive network alone assuming that ideal ac grounds
can be provided and layout issues and parasitic components do
not limit the performance. In practice, a resonator based passive
network will have an even lower efficiency, for such high PER.
The second alternative is a standard coupled-inductor trans-
former. If we assume a typical inductor of eight and a cou-
pling factor of 0.6, we can obtain an efficiency of up to 68%,
based on Fig. 10. Although this is higher than that of resonant
network, it is extremely difficult (if not impossible) to layout a
moderate- short and wide (70 pH at 2.4 GHz) inductor6
for the primary circuit and simultaneously inter-wind a sec-
5This is the best value that could be obtained using Sonnet [24] EM simulator
for a spiral inductors in this process.
6The ASITIC optimized Q of this spiral inductor without the secondary is
around three.
ondary inductor with approximately (3.3 nH at 2.4 GHz)
and seven turns without reducing the quality factors. Due to
the physical layout constraints, these standard transformers will
have a very narrow metal width and/or a reactance significantly
higher than . Due to these limitations, passive efficiency of
these impedance-transformation networks will be much lower
than the theoretically predicted upper limit of 68%.
Now, we can compare the LC-matching and coupled-inductor
transformers with the DAT structure. Since the primary of the
DAT consists of a slab inductor, it achieves a of more than
30 in this process technology. The secondary loop of the DAT
structure has a of ten and coupling coefficient of 0.6. The
secondary parameters are comparable to a standard spiral trans-
former. Using (22), we predict a theoretical passive efficiency
around 82%, for the DAT structure. As can be seen, The DAT
achieves a higher passive efficiency than the resonant and stan-
dard transformer networks. Also, the double-differential drive
of Fig. 15(b) generating multiple virtual grounds makes it pos-
sible to implement a DAT on a lossy silicon substrate without a
significant reduction in this theoretically predicted passive effi-
ciency due to biasing and ground connections.
To verify the feasibility of the DAT, the structure of Fig. 16
was simulated using Sonnet [24]. The primary slab inductors
have a of 30, while the of the secondary loop is around
eight. The electromagnetic simulations show a PER of 65. This
translates to a maximum achievable output power of 2.5 W with
a 2-V power supply. The simulated DAT passive efficiency was
70.5%. This in combination with the active device efficiency
of 67.5% (operating in fully saturated class mode [25])
and a compressed gain of 10 dB, result in a PAE of 43%. The
predicted drain efficiency is around 48%.
This truly fully integrated CMOS power amplifier was
fabricated using 0.35- m CMOS transistors. The measurement
shows a PAE of 41% with a maximum output power of
of 1.9 W on a 2-V power supply, as shown in Fig. 17. The
amplifier has a small signal gain of 14 dB and a compressed
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Fig. 17. Measured gain and PAE versus P of the DAT power amplifier
when driving a differential load.
Fig. 18. Microphotograph of the measured DAT power amplifier.
gain of 8.7 dB at 1.9-W output power. Its drain efficiency is
48%. The input and output are both matched to 50 , with an
input reflection coefficient of 9 dB. The 3-dB bandwidth is
510 MHz centered at 2.44 GHz. All harmonics up to 20 GHz
were more than 64 dBc below the fundamental. An on-chip
balun allows for a single ended 50- input. The same amplifier
also provides a PAE of 31% with an output power of 2.2 W for
an unbalanced 50- load. The die size was 1.3 2.0 mm and
its microphotograph can be seen in Fig. 18.
Judging by the measured efficiency, we believe that every
eight transistors are receiving fairly in-phase signals when the
power amplifier is driving a symmetric differential load. On the
other hand, the lower efficiency measured with unbalanced load
is likely due to a phasing problem caused by an undesirable
asymmetric feedback from the output.
A summary of these results can be seen in the Table III.
V. CONCLUSION
A fundamental analysis of the loss mechanisms of the
conventional on-chip impedance-transformation networks
and their limitations are performed. We conclude the study
with a description of the characteristics of the DAT. DAT
is a new impedance-transformation and series power-com-
bining architecture, which offers the advantages of LC and
coupled-inductor matching simultaneously. Furthermore, it
presents the advantage of power combining in series several
TABLE III
SUMMARY OF MEASURED AND SIMULATED AMPLIFIER PERFORMANCE
amplifiers distributed across the chip without using additional
components. This new concept combines in series several
push–pull amplifiers efficiently by extensive use of virtual ac
grounds and magnetic couplings.
APPENDIX A
RESONANT NETWORK EFFICIENCY COMPUTATION
To calculate the LC matching network efficiency as a func-
tion of and , we eliminate the terms and from the
definition (10) using (5) and (6) and isolate the term
as follows:
(A.1)
This isolated term is by (5)
(A.2)
Equation (A.2) stands as is approximately square of
and is .
Substituting in the definition (4) using (A.1), we can find
a solution for , as shown by (12).
For the multisection case, we have
(A.3)
If we assume that each individual ’s are equal, we have
(A.4)
(A.5)
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and from the above, we obtain
(A.6)
The total efficiency of the network is the product of the effi-
ciency of each stage. Simultaneously, if the total PER is , the
PER of each stage will be . Analyzing the Fig. 5, we can
calculate the inductor value for each stage in a similar way as in
a single section network
(A.7)
(A.8)
From (1), (A.1), and (A.2) we have
(A.9)
From (A.7), (A.8) and (A.9) we have
(A.10)
APPENDIX B
TRANSFORMER EFFICIENCY COMPUTATION
The transformer efficiency is the ratio of power dissi-
pated in the load resistance and total power dissipated
in , , and , shown in (B.1) at the bottom of this page,
where
(B.2)
To maximize in the above expression, should resonate
at the frequency of interest, i.e.,
(B.3)
This condition minimizes the current through and its
dissipated power by resonating the inductors and
with the capacitor .
Assuming and using (17) and (B.3), we can
further simplify (B.1) to
(B.4)
which is obtained by dividing the equivalent load resistance
by the sum of three equivalent resistances, which are
, , and reduced by the ratio .
APPENDIX C
DESIGN OF A LOW IMPEDANCE INDUCTOR
Inductors are essential blocks to design various forms of
impedance-transformation networks and their properties can
significantly affect the performance of such networks, as
discussed earlier.
Spiral inductors [12], [15], [22] have been widely used in
radio frequency integrated circuits. They can be single-turn or
multiturn, as shown in Fig. 19. For a spiral inductor the negative
magnetic coupling between the opposite sides of the polygon
lowers its total equivalent inductance. However, this inductance
reduction by negative mutual coupling does not occur when the
distance between the opposite sides of the spiral is significantly
larger than the mirror current penetration depth of the transmis-
sion line in the substrate.
In a single turn inductor with larger spacing between its op-
posite sides, the substrate (back plane) mirror current limits the
inductance per metal length. Therefore, it behaves similarly to a
microstrip transmission line of the same length. Also, the prox-
imity of the opposite terminals of the inductor provides an al-
ternative current path through the shunt-capacitors and the sub-
strate that increases the loss.
(B.1)
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Fig. 19. One-turn planar spiral inductor and multiturn planar spiral inductor.
Fig. 20. Short transmission-line inductor with one terminal grounded on a
dielectric substrate with backside ground plane.
If we use more than one turn to form a spiral inductor, the
positive magnetic couplings between the conductors in the same
side of the polygon enhance the total equivalent inductance.7
We can also build an inductor using a short transmission line
with one of its terminals short-circuited to the ground, as in
Fig. 20. Standard transmission-line analysis can be used to cal-
culate the inductance and the of this inductor [18] as follows:
(C.1)
where and are transmission line’s characteristic impedance
and complex propagation constant given by
(C.2)
In which and , are the series impedance
and shunt admittance per unit length, respectively. Equation
(C.1) shows that the inductance is proportional to the trans-
mission-line characteristic impedance and its length. If the
substrate has a low resistivity (e.g., in silicon), the loss terms in
(C.2) will be large, which results in a relatively small inductor
quality factor. In practice, it is very difficult to obtain analytical
expressions for these loss components due to the nonuniformity
of the conductor and substrate mirror current components, and
one should resort to simulation methods [26].
For small lengths, the inductance of the microstrip trans-
mission-line inductor is proportional to its length , as shown
in (C.1). Also, smaller line width increases and, hence,
raise the inductance . However, the dependence is weaker
than linear due to the mutual coupling between parallel current
components on the line. This behavior is shown in Fig. 21
where is plotted versus . This plot was obtained for a
7The multiturn spiral inductor also suffers from a larger parasitic capacitance
between adjacent turns that lowers its self-resonant frequency.
Fig. 21. Inductance of a transmission-line inductor versus metal width for
constant metal length (1500 m).
Fig. 22. Q of a transmission-line inductor versus metal length and metal width.
silicon process using a planar E/M simulator [24]. Fig. 22
shows plots of versus for different values of . The
process characteristics used in the simulation can be seen in the
Table III. Fig. 22 shows that series metal resistance, , is the
dominant loss factor for a narrow line (small ) and, hence,
is approximately constant as a function of . This is because
both the series resistance and the inductance are proportional
to , thus their ratio remains constant, i.e.,
(C.3)
On the other hand, the shunt elements is the dominant loss
factor for a wide line (large ). In this case, decreases almost
quadratically with increasing because both the series induc-
tance and shunt-conductance scale with , i.e.,
(C.4)
Fig. 22 shows this behavior, where for m is
almost constant with , while it drops with rapidly for
m. Consequently, we can conclude that microstrip in-
ductor increases with increasing when it is short and
degrades with increasing when the line is long, as illustrated
in Fig. 22.
Based on this argument, we can find the and that maxi-
mize the for a desired inductance. This optimum is plotted
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Fig. 23. Q of a transmission-line inductor versus metal length or metal width and inductance. In the first plot, for each metal length, the width, which provides
the selected inductance, is chosen. In the second plot, for each metal width, the length, which provides the selected inductance, is chosen.
as functions of and in Fig. 23. The lower the inductance, the
wider and shorter the optimum inductor. It should be noted
that the optimum of a slab inductor with small is much
larger than typical quality factors of large spiral inductors, as
shown in Fig. 23.
Based on these results, we can compare the three different
types of inductor, namely, slab, single-turn, and multiturn in-
ductors. The following guidelines can be used to obtain the best
type of inductor in most practical applications.
If for a given the reactance of a slab inductor is much
smaller than the transmission-line characteristic impedance ,
it will have a higher compared to spiral inductors. On the
other hand, if the desired reactance of the inductor is larger or
comparable to , multiturn spiral inductors should be used.
One exception is when the transmission line is very low loss.
In this case, a single ended high- inductor can be obtained
using a transmission line shorter than quarter wavelength with
one of its terminals grounded. In this case, the slab inductor is
still preferred.
Another issue is that the terminals of a slab inductor are not
adjacent to each other and this may preclude their use in cer-
tain applications. It is interesting to note that the slab induc-
tors always outperform single loop inductor in terms of and,
therefore, are always preferable unless two adjacent terminals
are necessary.
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